



TFT LCD Approval Specification

MODEL NO.: V420H1 – LH5

Customer:
Approved by:
Note:

Approved Dy	TV Head Division	
Approved By	LY Chen	

Reviewed By	QA Dept.	Product Development Div.
	Kc_Ko	WT Lin

Prepared By	LCD TV Marketing and Product Management Div.			
Frepared by	Wang-Yang Li	David Chen		





CONTENTS

REVISION HISTORY	∠
4 OFNEDAL DECODIDATION	_
1. GENERAL DESCRIPTION	
1.1 OVERVIEW	
1.2 FEATURES	
1.3 APPLICATION	
1.4 GENERAL SPECIFICATIONS	
1.5 MECHANICAL SPECIFICATIONS	6
2. ABSOLUTE MAXIMUM RATINGS	_
2.1 ABSOLUTE RATINGS OF ENVIRONMENT	
2.2 PACKAGE STORAGE	
2.3 ELECTRICAL ABSOLUTE RATINGS	
2.3.1 TFT LCD MODULE	
2.3.2 BACKLIGHT INVERTER UNIT	3
3. ELECTRICAL CHARACTERISTICS	9
3.1 TFT LCD MODULE	9
3.2 BACKLIGHT CONNECTOR PIN CONFIGURATION	11
3.2.1 LAMP SPECIFICATION	11
3.2.2 ELECTRICAL SPECIFICATION	11
3.2.3 INVERTER INTERFACE CHARACTERISTICS	13
4. BLOCK DIAGRAM OF INTERFACE	15
4.1 TFT LCD MODULE	15
5. INPUT TERMINAL PIN ASSIGNMENT	16
5.1 TFT LCD Module Input	16
5.2 BACKLIGHT UNIT	18
5.3 INVERTER UNIT	19
5.4 BLOCK DIAGRAM OF INTERFACE	20
5.5 LVDS INTERFACE	23
5.6 COLOR DATA INPUT ASSIGNMENT	24
6. INTERFACE TIMING	
6.1 INPUT SIGNAL TIMING SPECIFICATIONS	
9	





Issue Date:Jun.4.2009
Model No.: V420H1-LH5
Approval

6.2 POWER ON/OFF SEQUENCE	 28
7. OPTICAL CHARACTERISTICS	 30
7.1 TEST CONDITIONS	30
7.2 OPTICAL SPECIFICATIONS	 31
8. PRECAUTIONS	
8.1 ASSEMBLY AND HANDLING PRECAUTIONS	34
8.2 SAFETY PRECAUTIONS	34
9. DEFINITION OF LABELS	35
10. PACKAGING	
10.2 PACKAGING METHOD	36
11. MECHANICAL CHARACTERISTICS	38





REVISION HISTORY

Version	Date	Page(New)	Section	Description
Ver. 0.0	Oct. 15, 2008	All	All	The tentative specification was first issued.
Ver. 1.0	Dec. 19, 2008	5	1.2	Revised fast response time
		6	1.5	Revised weight
		9	3.1	Updated TFT LCD module parameter
		11	3.2.1	Updated Lamp specification
		11-12	3.2.2	Updated BL electrical specification
		13	3.2.3	Updated inverter interface characteristics
		16-17	5.1	Updated TFT LCD module input
		18-19	5.3	Updated inverter unit
		24	6.1	Updated input signal timing specifications
		26	6.2	Updated Power ON/OFF sequence
		29	7.2	Updated optical specifications
		34-35	10	Updated packing
		36-38	11	Updated mechanical characteristics
Ver. 1.0	Dec. 23, 2008		5.3	
		18		Updated inverter pin 12 define
Ver. 1.0	Dec. 24, 2008	5	1.1	Modified "8-bit + FRC" to "10-bit"
	D 04 0000	29-31	7.2	Updated Center Luminance of White spec
Ver. 1.1	Dec. 31, 2008	13	3.2.3	Add note(4)
		14	3.2.3	Updated power sequence and control signal timing fig.
		17	5.1	Updated pin define
Ver. 2.0	Feb. 12. 2009	11	3.2.1	Updated BLU connector pin configure.
			3.2.2	Updated BLU connector pin configure.
		16	5.1	Updated TFT LCD Module Input
		17-19	5.1	Updated LVDS pin assignment.
		29	7.1	Updated optical measurement condition.
		30	7.2	Updated optical specification.
		35	10.1	Updated package specification.
		35	10.2	Updated package specification.
		37-39	11	Updated ME specification.
Ver. 2.1	Apr. 8, 2009	13	3.2.3	Modified Internal PWM Control Voltage Max. value
		13	3.2.3	Deleted Note 4
		14	3.2.3	Modified the V _{IPWM} value
		15	4.1	Modified the Block Diagram of the BLU
		26	6.1	Modified Vertical Active Display Term and Horizontal Active
				Display Term
		38	11	Modified Mechanical Characteristics (Removed FFC)
		00	''	involuted weethanical orial acteristics (Hemoved 11 O)
Vo. 0.0	Amr. 10, 0000	44	0.00	Undeted May Values of Days (Octoor State
Ver. 2.2	Apr. 18, 2009	11	3.2.2	Updated Max Values of Power Consumption
		13	3.2.3	Deleted Max Values of VBL Rising/Falling Time, PWM
			0.00	Delay Time, BLON Delay Time, and BLON Off Time
		14	3.2.3	Modified the V _{IPWM} value
Ver. 2.3	Apr 22 2000	13	2 2 2	Modified BLON Delay Time and BLON Off Time
vei. 2.3	Apr. 23, 2009		3.2.3	
Vov. 0. 1	lum 4 0000	25	6.1	Updated Frame Rate
Ver. 2.4	Jun. 4, 2009	30	7.1	Modified Oscillating Frequency



Issue Date:Jun.4.2009 Model No.: V420H1-LH5

Approva

1. GENERAL DESCRIPTION

1.1 OVERVIEW

V420H1-LH5 is a 42" TFT Liquid Crystal Display module with 12-CCFL Backlight unit and 2ch-LVDS interface. This module supports 1920 x 1080 Full HDTV format and can display 1.07G colors (10-bit/color). The inverter module for backlight is built-in.

1.2 FEATURES

- High brightness (500 nits)
- High contrast ratio (4000:1)
- Fast response time (Gray to gray average 4.0 ms)
- High color saturation (NTSC 72%)
- Full HDTV (1920 x 1080 pixels) resolution, true HDTV format
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Optimized response time for 120 Hz frame rate with MEMC
- Ultra wide viewing angle : Super MVA technology
- RoHS compliance

1.3 APPLICATION

- Standard Living Room TVs.
- Public Display Application.
- Home Theater Application.
- MFM Application.

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	930.24(H) x 523.26 (V) (42.02" diagonal)	mm	(1)
Bezel Opening Area	937.24 (H) x 530.26 (V)	mm	(1)
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch(Sub Pixel)	0.1615 (H) x 0.4845 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	1.07G	color	-
Display Operation Mode	Transmissive mode / Normally black	-	-
Surface Treatment	Anti-Glare coating (Haze 11%) Hard coating (3H)	-	(2)

Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.

Note (2) The spec. of the surface treatment is temporarily for this phase. CMO reserves the rights to change this feature.





Approval

1.5 MECHANICAL SPECIFICATIONS

	Item	Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	-	983.0	-	mm	
Module Size	Vertical (V)	-	576.0	-	mm	(1), (2)
	Depth (D)	-	50.8	-	mm	
Weight		-	10400	-	g	-

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Module Depth is between bezel to T-CON cover.




Issue Date:Jun.4.2009 Model No.: V420H1-LH5 Approva


2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	Unit	Note		
item	Symbol	Min.	Max.	Offic	Note	
Storage Temperature	TST	-20	+60	°С	(1)	
Operating Ambient Temperature	TOP	0	50	ºC	(1), (2)	
Shock (Non-Operating)	SNOP	-	50	G	(3), (5)	
Vibration (Non-Operating)	VNOP	-	1.0	G	(4), (5)	

- Note (1) Temperature and relative humidity range is shown in the figure below.
 - (a) 90 %RH Max. (Ta \leq 40 $^{\circ}$ C).
 - (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
 - (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$.
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.









Approva

2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time, It is highly recommended to store the module with temperature from 0 to 35 °C at normal humidity without condensation.
- (b) The module shall be stroed in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

2.3 ELECTRICAL ABSOLUTE RATINGS

2.3.1 TFT LCD MODULE

Itom	Symbol	Va	lue	Unit	Note
ltem	Min.	Min.	Max.	Offit	Note
Power Supply Voltage	VCC	-0.3	13.5	٧	(1)
Logic Input Voltage	VIN	-0.3	3.6	V	(1)

2.3.2 BACKLIGHT INVERTER UNIT

ltom	Cymbol	Va	lue	Unit	Noto	
Item	Symbol Min.		Max.	Uniit	Note	
Lamp Voltage	VW		3000	VRMS		
Power Supply Voltage	VBL	0	30	V	(1)	
Control Signal Level	- 1	-0.3	7	V	(1), (3)	

- Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.
- Note (2) No moisture condensation or freezing.
- Note (3) The control signals include On/Off Control and Internal PWM Control.



Approval

3. ELECTRICAL CHARACTERISTICS


3.1 TFT LCD MODULE

 $(Ta = 25 \pm 2 \,{}^{\circ}C)$

Parameter		Symbol	Symbol Value			Unit	Note		
		Symbol	Min.	Тур.	Max.	Offic	Note		
Power Sup	Power Supply Voltage			10.8	12	13.2	٧	(1)	
Power Sup	ply Ripple Vo	Itage	V _{RP}	-	-	350	mV		
Rush Current		I _{RUSH}	-	-	5.0	А	(2)		
White Pattern		-	-	2.3	2.7	А			
Power Sup	ply Current	Vertical Stripe	-	-	2.0	(-)	Α	(3)	
		Black Pattern	-	-	1.7	\(\frac{1}{2} \)	Α		
LVDS	Common Input Voltage		V_{LVC}	1.125	1.25	1.375	V		
interface Terminating		Resistor	R _T	-	100	-	ohm		
CMOS Input High Threshold Voltage		V _{IH}	2.7	-	3.3	V			
interface	Input Low Th	reshold Voltage	V _{IL}	0	-	0.7	V		

Note (1) The module should be always operated within the above ranges.


Note (2) Measurement condition:






Issue Date:Jun.4.2009 Model No.: V420H1-LH5 **Approval**

Vcc rising time is 470us



Note (3) The specified power supply current is under the conditions at Vcc = 12 V, $Ta = 25 \pm 2 \,^{\circ}\text{C}$, $f_v = 60 \text{ Hz}$, whereas a power dissipation check pattern below is displayed.







Issue Date:Jun.4.2009 Model No.: V420H1-LH5

Approva

3.2 BACKLIGHT CONNECTOR PIN CONFIGURATION

3.2.1 LAMP SPECIFICATION

 $(Ta = 25 \pm 2 \,{}^{\circ}C)$

Parameter	Symbol		Value	Unit	Note	
Farameter	Symbol	Min.	Тур.	Max.	Offic	Note
Lamp Input Voltage	VL	-	1090	-	VRMS	-
Lamp Current	IL	9.7	10.2	10.7	mARMS	(1)
Laura Tara On Vallana	VS	-	-	1910	VRMS	Ta = 0 ºC
Lamp Turn On Voltage		-	-	1560	VRMS	Ta = 25 ºC
Operating Frequency	FL	35	-	70	KHz	
Lamp Life Time	LBL	50,000	-	1	Hrs	(2)

3.2.2 ELECTRICAL SPECIFICATION

 $(Ta = 25 \pm 2 \,{}^{\circ}C)$

,							
Parameter	Symbol		Value	Unit	Note		
Farameter	Syllibol	Min.	Тур.	Max.	Offic	Note	
Power Consumption	P _{BL}		130	133	W	(5), IL = 10.2 mA	
Power Consumption	⊢ BL	-	110	112] vv	(5), IL = 8.7 mA	
Power Supply Voltage	V_{BL}	22.8	24.0	25.2	VDC		
Power Supply Current	I _{BL}	-	5.4	-	A	Non Dimming	
			4.6				
Input Ripple Noise	-	-	-	912	mVP-P	VBL=22.8V	
Oscillating Frequency	Fw	39.5	42.5	45.5	kHz		
Dimming Frequency	F _B	150	160	170	Hz		
Minimum Duty Ratio	D _{MIN}	10	20	-	%	(6)	


- Note (1) Lamp current is measured by utilizing AC current probe and its value is average by measuring master and slave board. VIPWM: 3V is 100%, V_{ADIM} = HI: Lamp current is 10.2mA; V_{ADIM} = LO: Lamp current is
- Note (2) The lamp starting voltage V_S should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.
- Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display input signals, and it may result in line flow on the display. In order to avoid interference, the lamp frequency



Approval

should be detached from the horizontal synchronous frequency and itó harmonics as far as possible.

- Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point of lamp.) as the time in which it continues to operate under the condition at Ta = $25 \pm 2^{\circ}$ C and IL = 9.7° 10.7 mArms.
- Note (5) The measurement condition of Max. value is based on 42" backlight unit under input voltage 24V, average lamp current 10.2 mA and 8.7 mA, lighting 30 minutes later.
- Note (6) 10% minimum duty ratio is only valid for electrical operation.







Issue Date:Jun.4.2009 Model No.: V420H1-LH5

Approval

3.2.3 INVERTER INTERFACE CHARACTERISTICS

Parameter		Cymbol	Test		Value		Unit	Note	
		Symbol	Condition	Min.	Тур.	Max.	Unit		
On/Off Control Voltage	ON	V	_	2.0	_	5.0	V		
On/On Control Voltage	OFF	V_{BLON}	_	0	_	0.8	V		
Internal PWM Control	MAX	V	_	2.85	3.0	3.15	V	Max. Duty Ratio	
Voltage	MIN	V _{IPWM}	_	_	0	_	V	Min. Duty Ratio	
Status Signal	НІ	Status	_	3.0	3.3	3.6	V	Normal	
Status Signal	LO	Siaius	_	0	_	0.8	V	Abnormal	
VBL Rising Time		Tr1	_	30	_	_	ms	10%-90%V _{BL}	
VBL Falling Time		Tf1	_	30	4		ms	See as below	
Control Signal Rising Tir	ne	Tr	_	_		100	ms		
Control Signal Falling Ti	me	Tf	_	_		100	ms		
PWM Signal Rising Time)	T _{PWMR}	-) –	50	us		
PWM Signal Falling Time		T _{PWMF}	70		_	50	us		
Input Impedance		R _{IN}		1	_	_	МΩ		
PWM Delay Time		T _{PWM}		100	_	_	ms		
BLON Delay Time		T _{on}	_	300	_	_	ms		
DECIN Delay Tille		T _{on1}	_	300	_	_	1115		
BLON Off Time		T_{off}	_	300	_	_	ms		

Note (1) The dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM signal during backlight turn on period.

Note (2) The power sequence and control signal timing are shown in the following figure.


Note (3) The power sequence and control signal timing must follow the figure below. For a certain reason, the inverter has a possibility to be damaged with wrong power sequence and control signal timing.

> Turn ON sequence: VBL → PWM signal → BLON Turn OFF sequence: BLOFF → PWM signal → VBL





Approval






Issue Date:Jun.4.2009 Model No.: V420H1-LH5

Approval

4. BLOCK DIAGRAM OF INTERFACE

4.1 TFT LCD MODULE







Approval

5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD Module Input

CNF1 Connector Part No.: JAE Taiwan (台灣航空電子) FI-RE51S-HF or equivalent.

Pin	Name	Description	Note
1	GND	Ground	
2	MEN	MEMC function selection	4
3	MCFG0	MEMC function selection	4
4	MCFG1	MEMC function selection	4
5	LVDS8b	8bit/10bit LVDS input selection	5
6	GV_mode	Graphic / Video mode selection	6
7	SELLVDS	LVDS data format Selection	2
8	Res.	No Connection	
9	Res.	No Connection	
10	ODSEL	Overdrive Lookup Table Selection	3
11	GND	Ground	
12	ERX0-	2nd pixel Negative LVDS differential data input. Channel 0	
13	ERX0+	2nd pixel Positive LVDS differential data input. Channel 0	
14	ERX1-	2nd pixel Negative LVDS differential data input. Channel 1	
15	ERX1+	2nd pixel Positive LVDS differential data input. Channel 1	
16	ERX2-	2nd pixel Negative LVDS differential data input. Channel 2	
17	ERX2+	2nd pixel Positive LVDS differential data input. Channel 2	
18	GND	Ground	
19	ECLK-	2nd pixel Negative LVDS differential clock input.	
20	ECLK+	2nd pixel Positive LVDS differential clock input.	
21	GND	Ground	
22	ERX3-	2nd pixel Negative LVDS differential data input. Channel 3	
23	ERX3+	2nd pixel Positive LVDS differential data input. Channel 3	
24	ERX4-	2nd pixel Negative LVDS differential data input. Channel 4	
25	ERX4+	2nd pixel Positive LVDS differential data input. Channel 4	
26	N.C.	No Connection	1
27	N.C.	No Connection	1
28	ORX0-	1st pixel Negative LVDS differential data input. Channel 0	
29	ORX0+	1st pixel Positive LVDS differential data input. Channel 0	
30	ORX1-	1st pixel Negative LVDS differential data input. Channel 1	
31	ORX1+	1st pixel Positive LVDS differential data input. Channel 1	
32	ORX2-	1st pixel Negative LVDS differential data input. Channel 2	
33	ORX2+	1st pixel Positive LVDS differential data input. Channel 2	
34	GND	Ground	
35	OCLK-	1st pixel Negative LVDS differential clock input.	
36	OCLK+	1st pixel Positive LVDS differential clock input.	
37	GND	Ground	
38	ORX3-	1st pixel Negative LVDS differential data input. Channel 3	
39	ORX3+	1st pixel Positive LVDS differential data input. Channel 3	
40	ORX4-	1st pixel Negative LVDS differential data input. Channel 4	



Issue Date:Jun.4.2009 Model No.: V420H1-LH5

Approva

41	ORX4+	1st pixel Positive LVDS differential data input. Channel 4	
42	N.C.	No Connection	1
43	DEMO	Demo window enable	7
44	GND	Ground	
45	GND	Ground	
46	GND	Ground	
47	N.C.	No Connection	
48	VCC	+12V power supply	
49	VCC	+12V power supply	
50	VCC	+12V power supply	
51	VCC	+12V power supply	

Note (1) Reserved for internal use. Please leave it open.

Note (2)

SELLVDS	Mode
L(default)	VESA
Н	JEIDA

L: Connect to GND, H: Connect to +3.3V

Note (3) Overdrive lookup table selection. The overdrive lookup table should be selected in accordance with the frame rate to optimize image quality.

ODSEL	Description			
L(default)	Lookup table was optimized for 60 Hz frame rate input.			
Н	Lookup table was optimized for 50 Hz frame rate input.			

L: Connect to GND, H: Connect to +3.3V

Note (4) Motion Engine (ME) Level & Demo Function Table

Motion engine level must be adjusted after video mode is selected (or entered).

Adjusting the motion engine level in graphic mode has no effect

		MEN	MCFG1	MCFG0		Notes		
	Blanking disable 0 0 0 (a)							
Blanking	Auto blanking	0	0	1		(b)		
	Blanking enable	0	1	0		(c)		
	Effect of ME → De blur De judder Halo							
Demo n	node (d)	0	1	1		Demo Window	W	
	Strong	1	0	0	Enable	Strong	Strong	
ME	Medium(Default)	1	0	1	Enable	Normal	Normal	
Level	Weak	1	1	0	Enable	×	×	
	OFF	1	1	1	×	×	×	
			(e) (f) (g)					

- (a) Module re-starts processing video signals from Frontend scaler control board.
- (b) During sync unstable period such as format change, 60Hz <-> 50Hz.



Issue Date:Jun.4.2009 Model No.: V420H1-LH5 Approva

MCFG0 can be used to insert blanking of 500ms. This signal is toggled.

- (c) Module continues to insert blanking until blanking disable signal is received from frontend scaler board.
- (d) Demo window mode: Demo Window appears to the left half of display area. Left side with frame is 120Hz with MEMC, and right side is 120Hz w/o motion compensation.
- (e) GPIO (General Purpose I/O) sequence of ME Level: (1) MEN; (2) MCFG1; (3) MCFG0. GPIO sequence of Blanking Enable, Blanking Disable and Demo window: (1) MCFG1; (2) MCFG0; (3) MEN.
- (f) Each scaler command must be maintained the same voltage level at least 100ms.
- (g) 0 : Connect to GND, 1 : +3.3V

Note (5) 8bit/10bit LVDS input selection

LVDS8b	Bit depth
H(default)	8bit
L	10bit

L: Connect to GND, H: Connect to +3.3V

Note (6) Graphic / Video mode selection

There is no prohibited time period for switching between Graphic mode and Video mode.

When this switching signal is input, LCD will be reset and will re-start selected mode.

GV_mode	Mode select	MEMC ON/OFF	
H(default)	Graphic mode	MEMC OFF	
L	Video mode	MEMC ON	

L : Connect to GND, H : Connect to +3.3V

Note (7) Demo window enable

Demo Window	
L(default)	disable
Н	enable

L: Connect to GND, H: Connect to +3.3V






Approval

5.2 BACKLIGHT UNIT

The pin configuration for the housing and the leader wire is shown in the table below.

Pin	Name	Description	Wire Color
1	HV	High Voltage	White
2	HV	High Voltage	Pink



5.3 INVERTER UNIT

CN1: S14B-PH-SM4-TB(D)(LF)(JST) or equivalent

Pin №	Symbol	Feature
1		
2		
3	VBL	+24V
4		
5		
6		
7		
8	GND	GND
9		
10		
11	STATUS	Normal (3.3V)
11	31A103	Abnormal(GND)
		Amplitude Dimming Control
12	A_DIM	HI (2.0V ~ 5.0V)
		LO(0~0.8V)
13	I_PWM	Internal PWM Control Signal
14	BLON	BL ON/OFF





Approval

CN2-CN7: SM02 -BDAS-3-TB(JST) or equivalent

Pin No.	Symbol	Description
1	CCFL HOT	CCFL high voltage
2	CCFL HOT	CCFL high voltage

CN8: 528520870 (Molex) or equivalent

Pin No.	Symbol	Description
1		Board to Board
2		Board to Board
3		Board to Board
4	Control	Board to Board
5	Signal	Board to Board
6		Board to Board
7		Board to Board
8		Board to Board


Note (1) Floating of any control signal is not allowed.





Approval

5.4 BLOCK DIAGRAM OF INTERFACE









AR0~AR9: First pixel R data AG0~AG9: First pixel G data AB0~AB9: First pixel B data BR0~BR9: Second pixel R data BG0~BG9: Second pixel G data BB0~BB9: Second pixel B data

DE: Data enable signal DCLK: Data clock signal

Notes (1) The system must have the transmitter to drive the module.

Notes (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.

Notes (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.




Issue Date:Jun.4.2009 Model No.: V420H1-LH5 **Approval**

5.5 LVDS INTERFACE

VESA Format : SELLVDS = L or Open

JEIDA Format : SELLVDS = H



AR0~AR9: First Pixel R Data (9; MSB, 0; LSB) AG0~AG9: First Pixel G Data (9; MSB, 0; LSB) AB0~AB9: First Pixel B Data (9; MSB, 0; LSB)

DE : Data enable signal DCLK: Data clock signal

RSVD: Reserved



Issue Date:Jun.4.2009 Model No.: V420H1-LH5

Approval

5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 10-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

															D	ata		nal													
	Color						ed									Gre											ue				
		R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red (2)	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:			:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	: (:	: 4	1:		:	:	:	:	:	:
Of	:			:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:\	;	:	:	:	:	:	:	:	:	:
Red	Red (1021)	1	1	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
i ieu	Red (1022)	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
Gray	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	: `):	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:\	Ŀ	1:):	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green (1021)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0
GI COII	Green (1022)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
	Green (1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Grav	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	:	:	:	:	:	:	:	:	- 1	:4	: '	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	<u> </u>	:	:	:	:	:	:	:	:		: \		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	1 :	:	:
Blue	Blue (1021)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	1
Diac	Blue (1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0
	Blue (1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage





Issue Date:Jun.4.2009 Model No.: V420H1-LH5

Approval

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

 $(Ta = 25 \pm 2 \,{}^{\circ}C)$

The input signal timing specifications are shown as the following table and timing diagram.


The importangular a		1	1				ı
Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
LVDS Receiver	Frequency	1/Tc	60	74.25	78	MHz	-
Clock	Input cycle to cycle jitter	Trcl	-	-	200	ps	
LVDS Receiver	Setup Time	Tlvsu	600	-	-	ps	-
Data	Hold Time	Tlvhd	600	-	-	ps	-
	Frame Rate		57 60 47 50	61	Hz		
Vertical	Frame Hate		47	50	53	Hz	
Active Display Term	Total	Tv	1115	1125	1135	Th	Tv=Tvd+Tvb
Term	Display	Tvd	1080	1080	1080	Th	-
	Blank	Tvb	35	45	55	Th	-
Horizontal	Total	Th	1050	1100	1150	Tc	Th=Thd+Thb
Active Display	Display	Thd	960	960	960	Tc	-
Term	Blank	Thb	90	140	190	Тс	-

Note: Since the module is operated in DE only mode, Hsync and Vsync input signals should be set to low logic level. Otherwise, this module would operate abnormally.





INPUT SIGNAL TIMING DIAGRAM








Approval

LVDS INPUT INTERFACE TIMING DIAGRAM








Approval

6.2 POWER ON/OFF SEQUENCE

 $(Ta = 25 \pm 2 \,{}^{\circ}C)$

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should follow the diagram below.



Power ON/OFF Sequence

Signal	Min.	Тур.	Max.	Unit	Note
T1	0.5	-	10	ms	-
T2	0	-	50	ms	-
Т3	0	-	50	ms	-
T4	500	-	-	ms	-
T5	500	-	-	ms	-
T6	100	-	-	ms	-
T7	0	-	-	-	T7≦T2
T8	0	-	-	-	-





Approva

Note.

- (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- (3) In case of VCC is in off level, please keep the level of input signals on the low or high impedance. If T2<0, that maybe cause electrical overstress failures.
- (4) T4 should be measured after the module has been fully discharged between power off and on period.
- (5) Interface signal shall not be kept at high impedance when the power is on.






Approval

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit		
Ambient Temperature	Ta	25±2	оС		
Ambient Humidity	На	50±10	%RH		
Supply Voltage	VCC	12	V		
Input Signal	According to typical v	alue in "3. ELECTRICAL (CHARACTERISTICS"		
Lamp Current	IL	8.7/10.2	mA		
Oscillating Frequency (Inverter)	FW	42±3	KHz		
Vertical Frame Rate	Fr	120	Hz		

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement (CS-1000 or CA-210 calibrated by CS-1000) should be executed after lighting backlight for 1 hour in a windless room.







Approval

7.2 OPTICAL SPECIFICATIONS


The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.

Ite	em	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		3000	4000	-	-	Note (2)
Response Tim	е	Gray to gray		-	4.0	8.0	ms	Note (3)
Center	Noraml mode	LC		400	500	-	cd/m ²	Note (4)
Luminance of White	ECO mode	LC		350	450	-	- Note (2) ms Note (3) cd/m² Note (4) cd/m² Note (4) (7) Note (6) Note (9)	Note (4), (7)
White Variation	า	δW		-	-	1.3	-	Note (6)
Cross Talk		СТ		-	-	4	%	Note (5)
	Dad	Rx			0.649		-	
	CR Gray to gray Noraml mode LC ECO mode LC ECO mode LC Typ. O.610 Typ. C.000 C.000							
		Gx	at normal direction		0.267	Тур.	-	
	Green	Gy		Tvp.	0.610		-	
Color Chromaticity	DI	Вх		400 500 - cd/m² Note of the state of the s	-			
	Blue	Ву			0.060		- N ms N cd/m² N cd/m² N - N % N	
	NA/Is it a	Wx			0.280		-	
	vvnite	Wy			0.285		-	
	Color Gamut	C.G	7	-	72	-	%	NTSC
	I I a si a a a tia l	θ x +		80	88	-		
Maria A. J		θ x -	00.00	80	88	-	Dan	
Viewing Angle		θ Y +	GH≥20	80	88	-	⊅eg.	NOTE (1)
	vertical	θ Υ -		80	88	-		

Note (1) Definition of Viewing Angle (θx , θy):

Viewing angles are measured by Eldim EZ-Contrast 160R

Issue Date:Jun.4.2009 Model No.: V420H1-LH5 Approval




Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Surface Luminance with all white pixels Surface Luminance with all black pixels Contrast Ratio (CR) =

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (6).

Note (3) Definition of Gray-to-Gray Switching Time:



The driving signal means the signal of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023. Gray to gray average time means the average switching time of gray level 0, 124, 252, 380, 508, 636, 764, 892, 1023 to each other.

Note (4) Definition of Luminance of White (L_C, L_{AVE}):

Measure the luminance of gray level 1023 at center point and 5 points

L_C = L (5), where L (X) is corresponding to the luminance of the point X at the figure in Note (6).



Issue Date:Jun.4.2009 Model No.: V420H1-LH5 **Approval**


Note (5) Definition of Cross Talk (CT):

$$CT = | YB - YA | / YA \times 100 (\%)$$

Where:

YA = Luminance of measured location without gray level 0 pattern (cd/m2)


YB = Luminance of measured location with gray level 0 pattern (cd/m2)



Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 1023 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$



Note (7) ECO mode:

ECO mode was selected by inverter pin: A_DIM.





8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

- Do not apply rough force such as bending or twisting to the module during assembly.
- [2] It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight. [3]
- Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- [5] Do not plug in or pull out the I/F connector while the module is in operation.
- Do not disassemble the module. [6]
- Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily [7] scratched.
- Moisture can easily penetrate into LCD module and may cause the damage during operation. [8]
- [9] When storing modules as spares for a long time, the following precaution is necessary.
 - [9.1] Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35℃ at normal humidity without condensation.
 - [9.2] The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.
- [10] When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

8.2 SAFETY PRECAUTIONS

- The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.
- [2] If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- After the module's end of life, it is not harmful in case of normal operation and storage.

RoHS




Global LCD Panel Exchange Center

Issue Date:Jun.4.2009 Model No.: V420H1-LH5 Approval

9. DEFINITION OF LABELS


9.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



Model Name: V420H1-LH5

Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.



Serial ID includes the information as below:

Manufactured Date:

Year: 0~9, for 2000~2009

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I,O, and U.

Revision Code: Cover all the change

Serial No.: Manufacturing sequence of product Product Line: 1 -> Line1, 2 -> Line 2, ...etc.



Approval

10. PACKAGING

10.1 PACKAGING SPECIFICATIONS

- (1) 4 LCD TV modules / 1 Box
- (2) Box dimensions : 1100(L)x317(W)x670(H)mm
- (3) Weight: Approx. 53.17Kg(4 modules per carton)

10.2 PACKAGING METHOD

Figures 10-1 and 10-2 are the packing method






Figure.10-1 packing method



Approval





Air Transportation Sea / Land Transportation (40ft Container)





Figure.10-2 packing method




Approval

11. MECHANICAL CHARACTERISTICS





Approval





Approval

